Dynamic logic gate — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Dynamic logic gate — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Dynamic logic gate

Dynamic logic gate

Electronics

Dynamic logic gate

Transistor-level schematic of a MOS dynamic logic gate. At the top, a PMOS precharge transistor connects from VDD to a central output node. From that output node downward is an NMOS pull-down network, with a clock-controlled NMOS evaluation transistor at the bottom connecting toward ground. The output node is shown clearly and includes its capacitance to ground as a small capacitor symbol. Use standard MOS transistor symbols, thin black circuit lines, and clear node labeling in a simplified black-and-white circuit style.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Saturating symmetric transfer characteristic

Saturating symmetric transfer characteristic

Channel pinched off

Channel pinched off

Interconnect line resistive

Interconnect line resistive

Transistor q6 bjt

Transistor q6 bjt

Cascode current source mosfet

Cascode current source mosfet

Gaas current source sink connected

Gaas current source sink connected

Bipolar junction transistor

Bipolar junction transistor

Counter