Cmos output stage with input applied — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Cmos output stage with input applied — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Cmos output stage with input applied

Cmos output stage with input applied

Electronics

Cmos output stage with input applied

A CMOS class AB output-stage schematic similar to a push-pull pair, with a pMOS transistor above and an nMOS transistor below, their drains tied to a central output node and gates driven by amplifier blocks indicating an applied input condition. Include a load at the output and clear signal-flow orientation.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Open collector ttl gate

Open collector ttl gate

Voltage divider resistor pair

Voltage divider resistor pair

Load transistor pmos

Load transistor pmos

Common source output transistor

Common source output transistor

Common emitter amplifier stage

Common emitter amplifier stage

Gate to drain capacitance cgd

Gate to drain capacitance cgd

Resonator

Pole zero plot