Cmos sram memory cell — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Cmos sram memory cell — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Cmos sram memory cell

Cmos sram memory cell

Electronics

Cmos sram memory cell

A compact six-transistor CMOS SRAM cell schematic symbol layout showing two cross-coupled CMOS inverters and two access transistors. Include two internal storage nodes labeled Q and Q-bar, a horizontal word line controlling both access transistors, and two vertical bit lines labeled B and B-bar. Draw standard MOSFET symbols with clean black circuit lines and labels, arranged symmetrically.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Schmitt trigger

Schmitt trigger

Word line selected

Word line selected

Voltage controlled switch open

Voltage controlled switch open

Induced n type channel

Induced n type channel

Nor gate three input

Nor gate three input

Resistor 0 5 kohm

Resistor 0 5 kohm

Bridging capacitor

Bridging capacitor

Unity gain voltage amplifier

Unity gain voltage amplifier