Pdn series two nmos — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Pdn series two nmos — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Pdn series two nmos

Pdn series two nmos

Electronics

Pdn series two nmos

A pull-down network schematic consisting of two NMOS transistors connected in series between an output node Y at the top and ground at the bottom. The upper transistor gate is labeled A and the lower transistor gate is labeled B, with a single vertical conduction path through both devices.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Channel length drawn

Channel length drawn

Open circuit terminal separated leads

Open circuit terminal separated leads

Nor output node

Nor output node

Axial resistor

Plus 5v supply

Buffered precision peak detector

Buffered precision peak detector

Aluminum bar