Two input dynamic logic nand gate — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Two input dynamic logic nand gate — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Two input dynamic logic nand gate

Two input dynamic logic nand gate

Electronics

Two input dynamic logic nand gate

A CMOS dynamic NAND gate schematic symbol and transistor-level block combined: one PMOS precharge transistor at the top connected to VDD, a dynamic output node labeled Y with a load capacitor CL to ground, and a pull-down network of two series NMOS transistors controlled by inputs A and B, plus a clocked NMOS evaluation transistor at the bottom controlled by phi. Clean textbook circuit style with thin black lines and standard MOS symbols.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Ladder node

Vtc transition region

Vtc transition region

Axial resistor

Jfet symbol

Transfer function rational form

Transfer function rational form

Noninverting switched capacitor integrator

Noninverting switched capacitor integrator

Triode region

Amplifier