Pun parallel two pmos — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Pun parallel two pmos — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Pun parallel two pmos

Pun parallel two pmos

Electronics

Pun parallel two pmos

A pull-up network schematic consisting of two PMOS transistors connected in parallel between a VDD rail at the top and an output node Y below. Each transistor has a gate input labeled A or B, and each PMOS shows a small inversion bubble on its gate.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Custom vlsi chip

Custom vlsi chip

Ecl logic gate

Cascode differential amplifier

Cascode differential amplifier

Mosfet biased

Read only memory rom

Read only memory rom

First order low pass filter response curve

First order low pass filter response curve

Digital signal processor chip

Digital signal processor chip

Not gate symbol

Not gate symbol