Domino cmos logic gate cascaded pair — Free Electronics Illustration | GPAI

Electronics

Domino cmos logic gate cascaded pair

Clean black schematic line art of two domino CMOS logic gate blocks arranged in series. Each block contains a dynamic node labeled X, a precharge pMOS transistor at the dynamic node, an nMOS evaluation stack beneath it, a load capacitor on the dynamic node, and a following CMOS inverter producing an output labeled Y. The first gate is labeled with nodes X1 and Y1, the second with X2 and Y2. The output Y1 of the first inverter connects to the input of the second gate’s dynamic nMOS evaluation network, clearly showing the cascaded domino logic configuration.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes