Single input dynamic logic gate — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Single input dynamic logic gate — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Single input dynamic logic gate

Single input dynamic logic gate

Electronics

Single input dynamic logic gate

A compact MOS dynamic logic gate schematic block with a top pMOS precharge transistor connected to a horizontal VDD rail, a lower nMOS evaluation network consisting of one input-controlled nMOS transistor in series with an nMOS clock transistor to ground, and an output node on the right labeled Y with a small load capacitor symbol from the node to ground. Clean black circuit-symbol style on white, with transistor gates clearly separated.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Output pulse

Small signal gain block

Small signal gain block

Signal current source

Signal current source

Dram storage cell

Dram storage cell

Input signal waveform

Input signal waveform

Voltage source sine input

Voltage source sine input

Output waveform

Output waveform

Butterworth filter response curve

Butterworth filter response curve