Saturated load inverter — Free Electronics Illustration | GPAI

Electronics

Saturated load inverter

Simplified NMOS saturated-load inverter schematic with two vertically stacked n-channel MOSFETs connected between a positive supply rail at the top and ground at the bottom. The upper transistor is the always-on load device, with its gate tied to the supply so it operates as a saturated load. The lower transistor is the pull-down or driver device, with its gate serving as the input. The output node is taken from the connection between the two transistors. Drawn in standard transistor schematic style with straight black lines and conventional supply and ground symbols.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes