Figure p14 14 transistor network a — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Figure p14 14 transistor network a — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Figure p14 14 transistor network a

Figure p14 14 transistor network a

Electronics

Figure p14 14 transistor network a

A transistor-level logic network corresponding to subfigure (a), composed of four MOS transistors arranged in two vertical branches controlled by A and B, tied between a VDD rail and output node Y, with an internal node X; clean black-line circuit clipart with labeled inputs and nodes.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Thermal equivalent circuit

Thermal equivalent circuit

Drain output node

Drain output node

Input stage output resistance

Input stage output resistance

Simple bipolar mirror

Simple bipolar mirror

Sine wave signal inverted

Sine wave signal inverted

Basic amplifier

Basic amplifier

Cascoded current source load

Cascoded current source load

Surface mount ic package 16 pin

Surface mount ic package 16 pin