Single input dynamic logic gate cascaded pair — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Single input dynamic logic gate cascaded pair — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Single input dynamic logic gate cascaded pair

Single input dynamic logic gate cascaded pair

Electronics

Single input dynamic logic gate cascaded pair

Two identical single-input dynamic logic gate schematic blocks placed side by side, with the output node of the first gate connected directly to the input gate terminal of the second gate’s input nMOS transistor. Each gate has a top pMOS precharge device to VDD, a stacked pair of nMOS transistors to ground, an output node labeled Y1 or Y2, and a load capacitor at each output node.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Small mos capacitor

Small mos capacitor

Amplifier nonlinear distortion waveform

Amplifier nonlinear distortion waveform

Diode forward characteristic temperature dependence

Diode forward characteristic temperature dependence

Returned voltage

Returned voltage

Output line

Bistable circuit

Bistable circuit

Diode limiter

Id vds characteristic family

Id vds characteristic family