Two input cmos nand gate — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Two input cmos nand gate — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Two input cmos nand gate

Two input cmos nand gate

Electronics

Two input cmos nand gate

CMOS NAND gate schematic composed of two NMOS transistors in series forming the pull-down network and two PMOS transistors in parallel forming the pull-up network, with input gate connections labeled A and B, output node Y, and VDD supply at the top, drawn as a clean black circuit symbol.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Small signal bjt

Small signal bjt

Voltage waveform square

Voltage waveform square

Zener diode

Silicon region

Bipolar transistor

Bipolar transistor

Current amplifier op amp circuit

Current amplifier op amp circuit

Short circuit link

Short circuit link

Source region p plus

Source region p plus