Figure p14 14 transistor network b — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Figure p14 14 transistor network b — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Figure p14 14 transistor network b

Figure p14 14 transistor network b

Electronics

Figure p14 14 transistor network b

A transistor-level logic network corresponding to subfigure (b), composed of four MOS transistors arranged in an alternate series-parallel configuration controlled by A and B, connected between VDD and output node Y with internal node X; precise schematic-style clipart with labeled terminals.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Digital logic block

Digital logic block

Nmos transistor cascode

Nmos transistor cascode

Junction diode large area

Junction diode large area

Input resistance rid

Input resistance rid

Sink current

Cpl circuit block

Cpl circuit block

Comparator

Drain substrate reverse biased junction

Drain substrate reverse biased junction