Resistively loaded mos inverter — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Resistively loaded mos inverter — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Resistively loaded mos inverter

Resistively loaded mos inverter

Electronics

Resistively loaded mos inverter

A circuit schematic of a resistively loaded MOS inverter. A vertical resistor is placed at the top and connected to a positive supply node labeled VDD, with the output node labeled vO at the junction between the resistor and the transistor drain. Below the output node is a single n-channel MOSFET acting as the pull-down device, with its drain at the top, source at the bottom connected to ground, and gate terminal extending to the left labeled vI. The resistor may be shown as a zigzag or rectangular symbol.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Domino cmos logic gate cascaded pair

Domino cmos logic gate cascaded pair

Nmos load inverter

Nmos load inverter

Half wave rectifier

Half wave rectifier

Current source physical component

Current source physical component

Biasing device

P channel mosfet

P channel mosfet

High pass lcr filter

High pass lcr filter

Ac coupling capacitor

Ac coupling capacitor