Pseudo nmos nor gate four input — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Pseudo nmos nor gate four input — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Pseudo nmos nor gate four input

Pseudo nmos nor gate four input

Electronics

Pseudo nmos nor gate four input

A pseudo-NMOS NOR gate schematic with one always-on PMOS transistor at the top as pull-up and four NMOS transistors arranged in parallel below as the pull-down network. Each NMOS has a separate gate input, and all drains join at a common output node. Clean transistor-level line drawing.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Constant current source circuit

Constant current source circuit

High current diode

High current diode

Comparator with hysteresis

Comparator with hysteresis

Triode region

Custom vlsi chip

Custom vlsi chip

Cmos xor gate

Circled step number

Circled step number

Abstract line drawing

Abstract line drawing