Jfet common source amplifier — Free Electronics Illustration | GPAI

Electronics

Jfet common source amplifier

A compact circuit schematic of a JFET common-source amplifier: an n-channel JFET symbol centered vertically, drain at top connected to a resistor labeled RD leading upward, source at bottom connected to a resistor labeled RS leading downward, gate on the left connected to an input line through a capacitor. Two gate-bias resistors labeled RG1 and RG2 form a vertical divider at the gate side. A bypass capacitor is drawn from the source node to ground. An output coupling capacitor is drawn from the drain node to the right-side output line. Use standard black schematic symbols on a white background.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes