Pseudo nmos nand gate — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Pseudo nmos nand gate — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Pseudo nmos nand gate

Pseudo nmos nand gate

Electronics

Pseudo nmos nand gate

Schematic-style four-input pseudo-NMOS NAND gate with one PMOS load transistor at the top connected to VDD and four NMOS transistors stacked in series beneath it to ground. A single output node labeled Y appears between the PMOS and the top of the NMOS chain. The PMOS gate is tied low, and the four series NMOS devices are labeled by inputs A, B, C, and D.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Modified wilson current mirror bjt

Modified wilson current mirror bjt

Photoresist layer patterned

Photoresist layer patterned

741 type op amp

741 type op amp

Resistor rdsp

Differential amplifier

Differential amplifier

High gain voltage amplifier stage

High gain voltage amplifier stage

Programmable read only memory prom

Programmable read only memory prom

Charge carrier hole

Charge carrier hole