Clocked sr flip flop cmos transistor level — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Clocked sr flip flop cmos transistor level — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Clocked sr flip flop cmos transistor level

Clocked sr flip flop cmos transistor level

Electronics

Clocked sr flip flop cmos transistor level

Transistor-level CMOS schematic of a clocked SR flip-flop. In the center are two cross-coupled CMOS inverters forming the bistable storage element. NMOS set and reset pull-down circuitry is controlled by inputs S, R, and clock phi. The transistor devices are labeled Q1 through Q8, with output nodes labeled Q and Q-bar. A VDD power rail runs across the top and a ground rail along the bottom.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Collector load resistor mismatched

Collector load resistor mismatched

Bjt transistor active mode

Bjt transistor active mode

Resistor symbol

Resistor symbol

Npn bipolar junction transistor

Npn bipolar junction transistor

Hole drifting

Integrated circuit dip

Integrated circuit dip

Depletion mesfet off

Depletion mesfet off

Diode iv characteristic

Diode iv characteristic