Pseudo nmos gate — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Pseudo nmos gate — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Pseudo nmos gate

Pseudo nmos gate

Electronics

Pseudo nmos gate

Logic-gate style pseudo-NMOS transistor schematic with a single PMOS load transistor at the top acting as an always-on pull-up, its gate tied to ground, and an NMOS pull-down network below drawn as one or more series-parallel transistors. The output node is located between the PMOS pull-up and the NMOS network, with clear VDD connection at the top and ground at the bottom. Use standard transistor symbols and crisp black electronic-symbol line work.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Signal voltage source

Signal voltage source

Diode connected mos transistor

Diode connected mos transistor

Discrete bjt amplifier basic circuit

Discrete bjt amplifier basic circuit

Input capacitor c1

Input capacitor c1

Shunting capacitor

Shunting capacitor

Drain current curve triode to saturation

Drain current curve triode to saturation

Negative feedback amplifier triangular

Negative feedback amplifier triangular

Precision rectifier

Precision rectifier