Nmos pull down network — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Nmos pull down network — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Nmos pull down network

Nmos pull down network

Electronics

Nmos pull down network

A pull-down network schematic consisting of two NMOS transistors connected in parallel between an output node Y and ground. Each transistor has its own gate input, labeled A and B, with both drains tied to Y and both sources tied to the lower ground line.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Resistor symbol

Resistor symbol

Voltage signal waveform

Voltage signal waveform

Resistor symbol

Resistor symbol

Pmos transistor n well tied

Pmos transistor n well tied

Resistor symbol

Resistor symbol

Input capacitor grounded

Input capacitor grounded

Npn transistor symbol

Npn transistor symbol

Ecl gate