Pmos differential pair — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Pmos differential pair — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Pmos differential pair

Pmos differential pair

Electronics

Pmos differential pair

A balanced schematic of a PMOS differential pair using two identical PMOS transistor symbols placed side by side in a mirrored layout. Each transistor has its source at the top connected toward the positive supply side, with the two sources joined at a central top node. The drains extend downward symmetrically, and the gates serve as separate differential inputs positioned on the outer sides of the pair. Use standard PMOS schematic symbols with source-side polarity marking, and clean, neat symmetry.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Emitter bypass capacitor ce

Emitter bypass capacitor ce

Output voltage marker

Output voltage marker

Single ended memory sense amplifier

Single ended memory sense amplifier

Ttl logic chip

Voltage gain expression

Voltage gain expression

Q3 mos transistor

Q3 mos transistor

Npn bjt symbol

Inverting amplifier

Inverting amplifier