Depletion load nmos inverter — Free Electronics Illustration | GPAI | GPAI

gpai

Terms of Service Privacy Policy

© 2026 Turing Co., Ltd. All rights reserved.

Depletion load nmos inverter — Free Electronics Illustration | GPAI | GPAI

Library
/
Electronics
/
Depletion load nmos inverter

Depletion load nmos inverter

Electronics

Depletion load nmos inverter

A transistor-level NMOS inverter schematic with an upper depletion-mode NMOS load transistor connected to VDD and a lower enhancement NMOS driver transistor connected to ground. The gate of the upper depletion NMOS is tied to its source, and the two transistor drains meet at a single output node. Draw in neat black textbook-style circuit symbols.

Edit this icon in GPAI Canvas — mix it with 80,000+ STEM assets and AI editing tools to ship publication-ready figures in minutes

Format

PNG

License

More electronics illustrations

Small signal step response

Small signal step response

Pnp bjt transistor conducting

Pnp bjt transistor conducting

Cs amplifier active load

Cs amplifier active load

Read only memory rom chip

Read only memory rom chip

Waveform trapezoidal

Waveform trapezoidal

Capacitor schematic symbol

Capacitor schematic symbol

Paper sheet

Jfet high frequency equivalent circuit

Jfet high frequency equivalent circuit